# AMENDMENTS TO THE CLAIMS

# (IN FORMAT COMPLIANT WITH THE REVISED 37 CFR 1.121)

Please cancel claims 2, 17 and 20 without prejudice.

1. (CURRENTLY AMENDED) A time-slot interchanger for interchanging the order of subframes of data within an input data frame comprising:

a global frame clock;

5

10

an interchange random access memory receiving the input data frame, out of alignment with the global frame clock, at an input;

a write address generator which addresses the random access memory to write subframes, out of alignment with the global frame clock, in a received order; and

a read address generator which addresses the random access memory to read subframes in interchanged order and aligned to the global frame clock, wherein the read address generator transforms a global frame counter to generate the read address.

### 2. (CANCELED)

3. (CURRENTLY AMENDED) A time-slot interchanger as claimed in claim  $\frac{1}{2}$  wherein the global frame counter count is transformed in a random access memory.

- 4. (CURRENTLY AMENDED) A time-slot interchanger as claimed in claim  $\frac{1}{2}$  wherein the write address generator generates the address from a local frame counter synchronized to the input data frame.
- 5. (ORIGINAL) A time-slot interchanger as claimed in claim 4 wherein the interchange random access memory forms N > 2 buffers, the local frame counter being between one and N-1 buffer lengths ahead of the global frame counter.
- 6. (ORIGINAL) A time-slot interchanger as claimed in claim 5 wherein the input data frames are SONET frames and the buffer length is a column length.
- 7. (PREVIOUSLY PRESENTED) A time-slot interchanger as claimed in claim 5 wherein the interchange random access memory comprises three buffers and the local frame counter includes a module 3 counter field which selects one of the three buffers.
- 8. (ORIGINAL) A time-slot interchanger as claimed in claim 1 wherein the interchange random access memory is noncontiguously addressed.
- 9. (ORIGINAL) A time-slot interchanger as claimed in claim 8 further comprising a predecoder which maps address space to instantiated locations in the random access memory.

- 10. (ORIGINAL) A time-slot interchanger as claimed in claim 9 wherein the predecoder includes at least one  $n-to-(2^n-p)$  decoder for some integers n and p.
- 11. (ORIGINAL) A time-slot interchanger as claimed in claim 1 wherein the input data frames are SONET STS-M frames and the interchange random access memory includes three buffers, each of M bytes.
- 12. (ORIGINAL) A time-slot interchanger as claimed in claim 11 where M equals 48.
- 13. (ORIGINAL) A digital cross connect comprising plural switching stages, each stage having plural switches receiving plural frames of time multiplexed input data and switching the data in time and space, at least one switch of at least one stage comprising a time-slot interchanger as claimed in claim 1.

5

5

- 14. (CURRENTLY AMENDED) A method of interchanging the order of subframes of data within an input data frame comprising: providing a global frame clock;
- at an input to an interchange random access memory, receiving the input data frames, out of alignment with the global frame clock;

generating write addresses which address the random access memory to write subframes, out of alignment with the global

frame clock, in a received order, wherein the write address is generated from a local frame counter synchronized to the input data frame; and

generating read addresses which address the random access memory to read subframes in interchanged order and aligned to the global frame clock, wherein the interchange random access memory comprises three buffers and the local frame counter includes a modulo 3 counter field which selects one of the three buffers.

- 15. (ORIGINAL) A method as claimed in claim 14 wherein the read address is generated by transforming a global frame counter to generate the read address.
- 16. (ORIGINAL) A method as claimed in claim 15 wherein the global frame counter count is transformed in a random access memory.

### 17. (CANCELED)

10

15

18. (ORIGINAL) A method as claimed in claim 17 wherein the interchange random access memory forms N > 2 buffers, the local frame counter being between one and N-1 buffer lengths ahead of the global frame counter.

19. (ORIGINAL) A method as claimed in claim 18 wherein the input data frames are SONET frames and the buffer length is a column length.

# 20. (CANCELED)

- 21. (CURRENTLY AMENDED) A method as claimed in claim  $\frac{20}{14}$  wherein the interchange random access memory is noncontiguously addressed.
- 22. (ORIGINAL) A method as claimed in claim 21 further comprising predecoding addresses to the random access memory to map the address space to instantiated locations in the random access memory.
- 23. (ORIGINAL) A method as claimed in claim 22 wherein the predecoder includes at least one  $n-to-(2^n-p)$  decoder for some integers n and p.
- 24. (ORIGINAL) A method as claimed in claim 14 wherein the input data frames are SONET STS-M frames and the interchange random access memory includes three buffers, each of M bytes.
- 25. (ORIGINAL) A method as claimed in claim 24 where M equals 48.

- 26. (ORIGINAL) A method as claimed in claim 14 further comprising, in plural switching stages, receiving plural frames of time multiplexed input data and switching the data in time and space, the order of subframes being interchanged as recited in claim 13.
- 27. (CURRENTLY AMENDED) A time slot interchanger for interchanging the order of subframes of data within an input data frame comprising:

a global frame clock;

5

5

10

interchange random access memory means for receiving the input data frame, out of alignment with the global frame clock;

write address generator means for addressing the random access memory means to write subframes, out of alignment with the global frame clock, in a received order; and

read address generator means for addressing random access memory to read subframes in interchanged order and aligned to the global frame clock, wherein the input data frames are SONET STS-M frames and the interchange random access memory includes three buffers, each of M bytes.